A 7nm Leakage-Current-Supply Circuit for LDO Dropout Voltage Reduction

Keith Bowman, Samantak Gangopadhyay[†], Francois Atallah, Hoan Nguyen, Jihoon Jeong, Dan Yingling, Anthony Polomik, Mahesh Harinath, Nat Reeves^{*}, Amer Cassier^{*}, Brad Appel, and Arijit Raychowdhury[†]

Qualcomm Technologies, Inc., Raleigh and *San Diego, †Georgia Institute of Technology, Atlanta (kbowman@qti.qualcomm.com)

Abstract

A 7nm leakage-current-supply (LCS) circuit tracks leakage across process and temperature variations and controls PFET block-head switches (BHS) to supply the slow-changing leakage current while an analog low-dropout (LDO) voltage regulator supplies the fast-changing dynamic current to reduce the LDO maximum current demand (I_{MAX}) and minimum dropout voltage ($V_{DO,MIN}$). Measurements demonstrate a 70mV (44%) $V_{DO,MIN}$ reduction, enabling 14-22% power savings.

Introduction

System-on-chip (SoC) processors integrate a limited number of input voltage (V_{IN}) rails due to high costs, where many cores share the same V_{IN}. LDOs [1]-[5] and dedicated phase-locked loops (PLL) allow each core on a shared V_{IN} to employ a unique supply voltage (V_{DD}) and clock frequency (F_{CLK}). The core requiring the highest V_{DD} and F_{CLK} sets the shared V_{IN} value. A core with a lower target V_{DD} and F_{CLK} operates at the lower F_{CLK} to reduce power. If target $V_{DD} \leq V_{IN} - V_{DO,MIN}$, the LDO lowers the core V_{DD} to the target V_{DD} to reduce power further. Otherwise, the core V_{DD} operates at V_{IN} via the PFET BHS between V_{IN} and V_{DD} while disabling the LDO. Premium-tier SoC CPU and DSP cores prefer analog LDOs to achieve high bandwidth (BW) for fast-transient response [1]-[2]. Since the LDO bandwidth decreases as the power-PFET width increases in this design (Fig. 1), the maximum V_{DD}-droop specifications limit the power-PFET width. Alternatively, the stability of an output-pole-dominant LDO constrains the power-PFET width. Thus, analog LDOs require a large $V_{DO,MIN}$ of 150-200mV [2]-[3] to supply the core I_{MAX} at worst-case dynamic and leakage conditions. The large V_{DO,MIN} limits LDO usage and is a key challenge with analog LDOs in SoC cores. Although all-digital LDOs reduce V_{DO,MIN}, these designs suffer from low gain and high output ripple, thus degrading core performance. Hybrid LDOs [1] employ digital and analog loops to trade-off the strengths and weaknesses of traditional digital and analog designs. The challenge with hybrid LDOs is managing the complex load sharing between the analog and digital loops while maintaining high BW and stability. This paper describes an all-digital LCS circuit in a 7nm [6] test chip to only supply the leakage current to reduce the analog LDO I_{MAX} , and consequently $V_{DO,MIN}$, resulting in higher LDO usage for core power savings [5].

Design and Implementation

Implemented in a 7nm FinFET CMOS technology [6], the test-chip (Figs. 2, 3) features the LCS with a BHS and analog LDO between V_{IN} and V_{DD} to power a CPU IEEE-compliant floating-point multiply-accumulate (MAC) unit, a built-in self-test (BIST), and noise generators. The MAC performs single- and double-precision IEEE floating point multiply, fused multiply-add, and register load/store instructions to represent core functionality. A PLL generates the MAC F_{CLK} .

The LCS (Figs. 2, 4) includes a leakage-current-starved ring oscillator (RO) to generate an RO frequency (F_{RO}) to track leakage, a frequency counter to measure F_{RO} , control logic to map the frequency counter output (CNT_{OUT}) to a BHS configuration (lcs_bhs_cfg) to supply the leakage, and a BHS. The RO contains a NAND gate and 50 inversion-delay stages with

each stage consisting of a leakage-current-starved inverter followed by a Schmitt Trigger (ST) to provide a critical hysteresis for increasing the RO-delay dependency on leakage. As the input (a) of the current-starved inverter transitions from 0V to V_{DD}, the output (ab) experiences a charge sharing effect with node mn that quickly changes the ab voltage from V_{DD} to $\sim 0.7 V_{DD}$. The leakage from the bottom NFET slowly completes the ab voltage transition from $\sim 0.7 V_{DD}$ to 0V. Without the ST circuit, the delay dependency on leakage only occurs when ab changes from $\sim 0.7 V_{DD}$ to $\sim 0.5 V_{DD}$ to transition the next inverter stage. A similar effect happens when the input transitions from V_{DD} to 0V. The ST creates a hysteresis to require a larger ab voltage change beyond ~0.5V_{DD} to transition the ST circuit. As a result, the bottom NFET and top PFET leakage currents of the current-starved inverter dominate the stage switching delay to accurately map leakage to F_{RO}. The frequency counter measures F_{RO} over a target delay (e.g., 1ms) and then triggers the control logic to map CNT_{OUT} to lcs bhs cfg to supply the leakage. The control logic performs this mapping with look-up tables based on post-silicon characterization of F_{RO} vs leakage and BHS settings vs leakage. The LCS reconfigures the conventional BHS to reduce the area overhead. The analog LDO (Fig. 5) is a symmetrical operational transconductance amplifier followed by a power PFET. With post-layout extraction and no external capacitor, the phase margin is 92° at the unity-gain BW (Fig. 6).

Test-Chip Measurements

From an Advantest 93K production tester, measurements (Fig. 7) demonstrate F_{RO} closely tracking leakage across 30 dies from -15°C to 105°C at 15°C steps (270 data points) at 0.8V. Linear-regression models derived from measurements of F_{RO} vs leakage and BHS settings to supply the leakage for 30 dies from -15°C to 105°C consistently result in an R² of 0.99 (Fig. 8). This characterization enables one set of look-up tables for every part to avoid expensive per part calibration.

The worst-case process, temperature, and activity conditions define the V_{DO,MIN} applied to software drivers for every part in commercial SoC processors. At these conditions, leakage is a major contributor to I_{MAX} . From maximum F_{CLK} (F_{MAX}) measurements (Fig. 9), the LDO F_{MAX} vs reference voltage (V_{REF}) remains constant and below the BHS F_{MAX} vs V_{IN} until V_{REF}=0.9V-V_{DO,MIN}. At 105°C, LCS reduces V_{DO,MIN} by 70mV. LCS decreases the V_{DO,MIN} variation from 55mV to 10mV (5.5X) and lowers V_{DO,MIN} by 43-50% across V_{IN} (Figs. 10, 11). From measured power (Fig. 12) across target V_{DD}-F_{CLK} states, the MAC operates at the target F_{CLK} while V_{DD} remains at 0.9V unless target VDDSVIN-VDO,MIN, allowing LDO operation at the target V_{DD}. LCS enables a 70mV wider V_{DD} range of LDO usage for 14-22% power savings. From oscilloscope captures (Fig. 13), LCS does not degrade the LDO transient response. Comparison with prior work (Fig. 14) indicates low V_{DO,MIN}.

References

- [1] M. Saint-Laurent et al., JSSC, pp. 81-91, Jan. 2015.
- [2] W.-C. Chen et al., ISSCC, Feb. 2018, pp. 436-437.
- [3] Y. Lu et al., ISSCC, Feb. 2014, pp. 306-307.
- [4] Y.-J. Lee et al., ISSCC, Feb. 2016, pp. 150-151.
- [5] S. Gangopadhyay *et al.*, *CICC*, May 2017.
- [6] S.-Y. Wu et al., IEDM, Dec. 2016, pp. 43-46.

2019 Symposium on VLSI Circuits Digest of Technical Papers



Fig. 10. M easured $V_{DO,MIN}$ distribution for 30 dies.

Fig. 14. Comparison with state-of-the-art LDOs.

2019 Symposium on VLSI Circuits Digest of Technical Papers C127