

Characterization and Modeling of 22nm FDSOI Cryogenic RF CMOS

Wriddhi Chakraborty, Khandker Akif Aabrar, Jorge Gomez, Rakshith Saligram, Arijit Raychowdhury, Patrick Fay and Suman Datta

Abstract— Analog and RF mixed-signal cryogenic-CMOS circuits with ultra-high gain-bandwidth product can address a range of applications such as interface circuits between Superconducting Single-flux Quantum (SFQ) logic and cryo-DRAM memory, circuits for sensing and controlling qubits faster than their de-coherence time for at-scale quantum processor. In this work, we evaluate RF performance of 18nm gate length (L_G) FDSOI NMOS and PMOS from 300K to 5.5K operating temperature. We experimentally demonstrate extrapolated peak unity current-gain cutoff frequency (f_T) of 495/337 GHz (1.35x /1.25x gain over 300K) and peak maximum oscillation frequency (f_{MAX}) of 497/372 GHz (1.3x gain) for NMOS/PMOS, respectively, at 5.5 K. A small-signal equivalent model is developed to enable design-space exploration of RF circuits at cryogenic temperature and identify the temperature-dependent and temperature-invariant components of the extrinsic and the intrinsic FET. Finally, performance benchmarking reveals that 22nm FDSOI cryogenic RF CMOS provides a viable option for achieving superior analog performance with giga-scale transistor integration density.

Index Terms— Cryogenic-CMOS, Quantum Processor, 22nm FDSOI Technology, Small-Signal-Equivalent Circuit Model, Cut-off frequency (f_T), Maximum Oscillation frequency (f_{MAX})

I. INTRODUCTION

C RYOGENIC superconducting (SC) digital processors operating at 4K, employing Josephson junctions for single flux quantum (SFQ) logic, offer the promise of greatly reduced operating power for high-performance cloud compute systems due to the exceptionally low energy per operation of SFQ circuits [1]. This allows a significant reduction in overall

energy delay product and hence has led to renewed interest in superconducting computing with SFQ. It is equally important to complement superconducting logic technologies with a compatible high-bandwidth, low latency memory technology co-located in the same 4K temperature plane. For instance, operation of 1.3 GHz embedded DRAM macro with 2T-Gain-Cell was demonstrated at 4K as an option for ultra-high density cryo-memory sub-system for SFQ logic processors [2]. Integration of cryogenic-DRAM in the same thermal plane as the JJ superconducting logic shortens the interconnect length and improves data access latency. Reduced sub-threshold leakage through the DRAM access transistor at cryogenic temperature was harnessed to enable 10⁶x higher retention time and consequently lower refresh power [2]. Memory capacity of Cryogenic-DRAM can further be increased by designing the DRAM memory cell at denser CMOS nodes. Interfacing cryogenic DRAM with superconducting logic still remains a technology challenge. For instance, SFQ logic operates with 2 mV amplitude pulses with picosecond duration which make implementation of input and output circuits challenging. Also, JJs by themselves cannot directly drive bit/wordline or CMOS sense amplifiers in DRAM arrays, which operate at 0.8V to 1V supply. In this context, multi-stage signal booster and level translator circuits with high gain (400V/V) and GHz bandwidth, are required to interface SC circuits with cryo-DRAM memory. Furthermore, cryogenic-CMOS based analog and mixed signal interface systems has been proposed for control and read out of qubits in a large-scale quantum computer [3]. Placing the cryo-CMOS control electronics in close physical proximity to the quantum processor can provide significant benefits in-terms of system scalability and low latency [4]. As the cryogenic qubit controller requires generation and acquisition of GHz range signals with low power dissipation and high immunity to noise [5], design-space exploration of cryogenic RF circuits is required to ensure strict power budgets along with superior

This paragraph of the first footnote will contain the date on which you submitted your paper for review. It will also contain support information, including sponsor and financial support acknowledgment. For example, “This work was supported in part by the U.S. Department of Commerce under Grant BS123456”.

The next few paragraphs should contain the authors’ current affiliations, including current address and e-mail. For example, F. A. Author is with the

National Institute of Standards and Technology, Boulder, CO 80305 USA (e-mail: author@boulder.nist.gov).

S. B. Author, Jr., was with Rice University, Houston, TX 77005 USA. He is now with the Department of Physics, Colorado State University, Fort Collins, CO 80523 USA (e-mail: author@lamar.colostate.edu).

T. C. Author is with the Electrical Engineering Department, University of Colorado, Boulder, CO 80309 USA, on leave from the National Research Institute for Metals, Tsukuba, Japan (e-mail: author@nrim.go.jp).




Fig 1. Schematic of device structure and xTEM image of regular-well 22nm FDSOI for (a, c) Si nFET and (b, d) SiGe pFET respectively, as shown in [6]

analog and RF performance.

The ultra-thin body and buried-oxide (UTBB) fully-depleted silicon-on-insulator (FDSOI) CMOS platform is a potential platform for both of the above-mentioned cryogenic RF application, due to high transistor density, low power dissipation, reduced parasitic and optimized RF performance [6], [7]. Commercially available FDSOI CMOS technologies (22nm, 28nm node) has been investigated in detail down to 4.2K, along with self-heating effects [8] and device variability [9]. However, these studies mainly evaluated the temperature dependence of MOSFET DC parameters, like threshold-voltage, sub-threshold swing, transconductance and drive-current. RF performance of both FDSOI NMOS and PMOS has not been yet studied in detail and quantified at deep cryogenic temperature [10]. In addition, small-signal circuit models for Cryogenic FDSOI is also essential to develop reliable RF circuit design-toolkit, which is still not in existence for 22nm Cryogenic FDSOI technology [11].

This work presents a detailed description and analysis of RF performance gain in 22nm FDSOI technology at cryogenic temperature, as demonstrated in our previous work [12]. In this paper, we investigate RF performance Si NMOS and SiGe PMOS [6] FETs at cryogenic temperature on Globalfoundries 22nm FDX® CMOS platform. Electrical DC and RF characterization of 22nm FDSOI FETs were performed from 300K down to 5.5K. RF Figure-of-Merits (FoMs) such as transistor cut-off frequency (f_T) and maximum oscillation frequency (f_{MAX}) were extracted as a function of Drain current (I_{DS}) bias and operating temperature. Small-signal equivalent circuit of MOSFET [13] was utilized to model the RF response




Fig. 2. Transfer characteristic of 22nm FDSOI nFET and pFET ($L_G=18\text{nm}$) from 300K to 5.5K in (a) linear ($V_{DS}=50\text{mV}$) and (b) saturation ($V_{DS}=1\text{V}$) region, (c) Output characteristic of nFET and pFET ($L_G=18\text{nm}$) at 300K, 70K and 5.5K

of FDSOI FET from 300 K to 5.5 K. Temperature variation of the small-signal equivalent model parameters was used to identify the temperature dependent and temperature invariant FET parameters that set the limit of Cryogenic RF performance. Finally, performance of 22nm FDSOI FETs at cryogenic temperature is benchmarked against other advanced node Cryogenic CMOS technologies.

II. DEVICE DESCRIPTION AND EXPERIMENTAL DETAILS

Commercially available 22-nm FDSOI CMOS technology provides Si channel nFET and SiGe channel (with Ge content around 25%) pFET fabricated with gate-first high-k metal gate process [6]. Fig. 1 shows the device schematic and xTEM of 22nm FDSOI (a, c) nFET and (b, d) pFET respectively. Thickness of the un-doped ultra-thin semiconductor channel is about 6-nm, while the buried oxide is 25 nm thick. Capacitance equivalent thickness (CET) of the high-k gate stack was found to be 1.3 nm. In this work, experimental measurements were




Fig. 3. DC Characterization of Cryogenic FDSOI technology. Threshold voltage shift with temperature at $|V_{DS}|=50\text{mV}$ and $|V_{DS}|=1\text{V}$ for (a) nFET and (b) PMOS; (c) 200mV negative shift in V_{TH} can be obtained through back-bias at 5.5K to match the same V_{TH} at 300K. (d) Subthreshold swing (SS) at $|V_{DS}|=1\text{V}$ for NMOS (blue) and PMOS (red), n-factor ($n = SS/SS_{ideal}$) increase sharply with inverse temperature dependence at cryogenic regime (inset), due to high interface trap response capacitance (C_{it}); L_G scaling trend of transconductance ($g_{m,sat}$) at different temperature (300K, 150K, 70K, 5.5K) show constant boost of 33% and 25% for (e) nFET and (f) pFET, respectively

performed down to 5.5 K using Lakeshore CPX-VF cryogenic probe station. Cryogenic DC characterization was performed using a Keithley 4200 SCS parameter analyzer, whereas RF measurement setup consists of GSG (Ground-Signal-Ground) probes with 50 μm pitch and a 8722D vector network analyzer. S-parameters are measured from 300 K to 5.5 K, on 18nm and 28nm L_G FETs with 16 gate-fingers of 0.5 μm width each, over 0.5 to 35GHz frequency range, under cold-FET ($V_{DS}=0\text{V}$, $|V_{GS}|=0, 0.2\text{V}$) and saturation ($|V_{DS}|=1.0\text{V}$, $|V_{GS}|=0.0$ to 1.2V) bias conditions. S-parameters of the on-chip open and short structures are also measured for all temperatures. A two-step de-embedding method using the on-chip Open and Short structures, as described in [14], has been followed to correct for the interconnect-line and access parasitic embedded in the test structure. S-parameters measured on the Open structure were

converted to Y parameters (Y_{Open}); this provides the parallel-connected pad and interconnect parasitic. Similarly, the S-parameters of the Short structure were measured and converted to Y parameters (Y_{Short}). The series components of the interconnect parasitic were then obtained from the Open and Short measurements by $Z_{Series} = (Y_{Short} - Y_{Open})^{-1}$, as described in [14]. Finally, the transistor Y-parameters were obtained by measuring the transistor S-parameters, converting them to Z-parameters (Z_{DUT}), and sequentially de-embedding both series and parallel parasitic, using:

$$Y_{Transistor} = ((Z_{DUT} - Z_{Series})^{-1} - Y_{Open}) \quad \dots (1)$$

where, Z_{DUT} is the Z-parameter representation of the measured device. These de-embedded transistor Y-parameters were then used to extract the RF FoMs of the transistor, such as f_T and f_{MAX} .




Fig. 4. Extraction of f_T from -20dB/dec extrapolation of access/pad parasitic de-embedded Short-circuit current gain ($|H_{21}|$) to unity, under peak- g_m gate bias and $|V_{DS}|=1\text{V}$ for 18nm L_G NMOS (red) and PMOS (blue) at (a) 300K (b) 70K and (c) 5.5K




Fig. 5. Drain-current (I_{DS}/W) dependence of extrapolated f_T over the temperature range 300K to 5.5K for 18nm L_G (a) NMOS and (b) PMOS, under $|V_{DS}|=1\text{V}$. (c) Extrapolated Peak- f_T as a function of temperature show boost of 35% (to 495GHz) and 25% (to 337GHz) at 5.5K for NMOS and PMOS respectively

Pad and Access parasitic de-embedded S-parameters were then used to extract the RF FoMs of the transistor, such as f_T and f_{MAX} . Subsequently, “cold” FET measurement at $V_{GS}=0\text{V}$ was employed for both gate length structures to further de-embed the effect of extrinsic FET resistances [15]. Extrinsic FET capacitances were also de-embedded using the “cold” FET measurements in accumulation condition (at $V_{GS}=-0.2/+0.2\text{V}$ for nFET/pFET), as explained in [15]. Finally, access and extrinsic FET parasitic de-embedded S-parameters were used to extract the intrinsic FET parameters at each bias point from the measurements in saturation condition.

III. RESULTS AND DISCUSSIONS

A. Cryogenic DC Characterization of 22nm FDSOI

The well-tempered transfer characteristics (I_D - V_{GS}) of 18nm

gate length (L_g) nFET and pFET from 300K down to 5.5K, are shown in Fig. 2(a,b) for linear ($V_{DS}=50\text{mV}$) and saturation region ($V_{DS}=1\text{V}$), respectively. The output characteristics with excellent saturation behavior (Fig. 2(c)) shows drain current (I_{DS}) improvement of 37% for nFET and 60% for pFET under iso-gate overdrive ($|V_{GS}-V_{T, Lin}|=1\text{V}$) at 5.5K compared to 300K. The linear ($V_{TH, Lin}$) and saturation ($V_{TH, Sat}$) region threshold voltage increase at cryogenic temperature for both nFET and pFET (Fig. 3(a), (b)), due to the increase in the fermi-potential at lower temperature [16]. $V_{TH, Lin}$ shift in SiGe pFET (160mV) was found to be more compared Si nFET (122.5mV) at 5.5K. However, the FD-SOI technology harnesses the back-gate biasing capability even at cryogenic temperature, which can be exploited to re-target the V_{TH} at low temperature. Fig. 3(c) shows the V_T tuning capability of the n-FDSOI MOSFET




Fig. 6. Extraction of f_{MAX} from -20dB/dec extrapolation of access/pad parasitic de-embedded Unilateral power gain ($|U|$) to unity, under peak- g_m gate bias and $|V_{\text{DS}}|=1\text{V}$ for 18nm L_G NMOS (red) and PMOS (blue) at (a) 300K (b) 70K and (c) 5.5K




Fig. 7. Drain-current (I_{DS}) bias dependence of extracted f_{MAX} over the temperature range 300K to 5.5K for 18nm L_G (a) NMOS and (b) PMOS, under $|V_{\text{DS}}|=1\text{V}$. (c) Peak f_{MAX} as a function of temperature show f_{MAX} boost of 30% to 497 and 372 GHz at 5.5K for NMOS and PMOS respectively

at different temperatures. Back-bias voltage (V_B) of +2V is required to re-target the V_{TH} at 5.5K to that at 300K for 18nm NMOS FDSOI FETs. Interestingly, the back-biasing efficiency ($\gamma = \Delta V_T / \Delta V_B$) of n-FDSOI FETs was found to be constant across temperature ($\gamma = -80\text{mV/V}$). This indicates the highly doped p-well substrate does not undergo dopant freeze-out even at 5.5K. Subthreshold slope (SS), on the other hand, improves for both the NMOS and PMOS down to cryogenic temperature (Fig. 3(d)). However, SS do not scale linearly with temperature below 70K and saturate around 20mV/dec. This can be attributed to the location of Fermi-level close to high interface trap density (D_{it}) region, as well as sharp change in Fermi occupation function at cryogenic temperature, both leading to higher interface trap response capacitance (C_{it}) [17]. This results in sharp rise in the n-factor ($n = \text{SS}_{\text{Experimental}} / \text{SS}_{\text{Ideal}}$) below 70K with an inverse temperature dependence (T^{-1}), as shown in the inset of Fig. 3(d). The transconductance in saturation region

($g_{m, \text{sat}}$) is plotted as a function of the gate length (L_G), in Fig. 3(e) and 3(f) for nFET and pFET, respectively. $g_{m, \text{sat}}$ scales as $L_G^{-0.3}$ for both deeply-scaled ($L_G < 50\text{nm}$) nFET and pFET across all temperature. Improvement in $g_{m, \text{sat}}$ was found to be 33%/25% for nFET/pFET from 300K to 5.5K, across all channel length, due to reduced phonon scattering and improved source/drain contact resistance [12]. However, boost in $g_{m, \text{sat}}$ is saturated below 150K as carrier transport is dominated by temperature invariant surface roughness scattering. Also it should be noted that, $g_{m, \text{sat}}$ in nFET FDSOI was found to saturate below 28nm gate length, whereas it continues to improve with L_G scaling in pFET FDSOI. This can be possibly due to the fact that $g_{m, \text{sat}}$ at scaled gate length nFET is still dominated by the n+ Si source/drain contact resistance. However, this is not the case for Si-Ge channel PMOS since the source/drain contact resistance of p+ SiGe is lower compared to NMOS.




Fig. 10. (a) Intrinsic g_m ($g_{m, \text{int}}$) improves at low temp. in NMOS and PMOS due to reduced phonon scattering; (b) Source/drain series resistance (R_{se} , R_{de}) improve by 15% at 5.5K; (c) Intrinsic ($C_{gg,i}$) and (d) extrinsic ($C_{gg,e}$) component of gate-capacitance ($C_{gg,T} = C_{gg,i} + C_{gg,e}$) remains invariant with temperature; (e) Reduced resistivity of gate metal contact (NiSi) and poly-Si cause gate resistance (R_{ge}) reduction at cryogenic temperature; (f) channel conductance (g_o) increase by 25% at low temperature

300K, or maintaining constant current bias ($\sim 500\mu\text{A}/\mu\text{m}$) across all temperature with higher f_T , f_{MAX} at low temperature. Now, in order to understand the physical origin of the RF performance improvement and identify ultimate performance limit of cryo-RF FDSOI FET, small-signal equivalent circuit modeling and delay-time analysis are further performed, as discussed in the following sections.

C. Small-Signal Circuit Model for Cryogenic FDSOI

A small-signal equivalent circuit model was used to capture the Cryogenic RF performance of 18nm and 28nm L_G FETs for a bias condition of $|V_{DS}|=1\text{V}$ and a $|V_{GS}|$ corresponding to the peak- g_m . Fig. 8(a) summarizes the access parasitic capacitances embedded within the RF test structure, along with interconnect-line parasitic, extrinsic and intrinsic FET parameters, shown in Fig. 8(b). The reference plane for the available RF test structure is M1 metal layer. The small-signal equivalent circuit model includes interconnect-line and access parasitic, along with extrinsic and intrinsic FET elements for accurately extracting RF figures-of-merit of 22nm Cryogenic FDSOI technology, as shown in (Fig. 8(c)). Extrinsic FET circuit elements include external resistances (R_{de} , R_{se} , R_{ge}) and capacitances (C_{gse} , C_{gde} ,

C_{dse}) associated with individual FET terminals, whereas intrinsic FET parameter set consists of intrinsic transconductance ($g_{m, \text{int}}$), intrinsic terminal capacitances (C_{gsi} , C_{gdi} , C_{sdi}) and output conductance (g_o). Measured and modeled S-parameters for 18nm L_G NMOS and PMOS show excellent agreement across the entire temperature range, as highlighted in Figs. 9 (a)-(f). The access capacitance and inductance elements were found to be temperature invariant, whereas interconnect-line resistance reduced at low temperature. However, due to infinitesimally low value (<3 ohm), these parameters were not found to have significant effect on the measured S-parameters across temperature.

Small-signal equivalent model parameters for 18nm L_G n & p FDSOI at 300K, 70K and 5.5K are listed in TABLE I. Fig. 10 summarizes the temperature and gate length dependence of small-signal equivalent model parameters. The intrinsic g_m improves by 39%/28% for NMOS/PMOS due to reduced phonon scattering at low temperature [19], as shown in Fig. 10(a). However, surface roughness (SR) scattering slows the rate of improvement in $g_{m, \text{int}}$ below 150 K, which is also

TABLE I: Extracted Extrinsic and Intrinsic parameters for RF small-signal model

| Temp. | | NMOS ($L_G=18\text{nm}$) | | | PMOS ($L_G=18\text{nm}$) | | |
|----------------------|---|----------------------------|---------------------|---------------------|----------------------------|---------------------|---------------------|
| | | 300K | 70K | 5.5K | 300K | 70K | 5.5K |
| Extrinsic Parameters | R_{se}/R_{de} ($\Omega\text{-}\mu\text{m}$) | 83.59 | 75.17 | 74.36 | 73.51 | 63.31 | 64.61 |
| | R_{ge} ($\Omega\text{-}\mu\text{m}$) | 338 | 285 | 231 | 336 | 276 | 256 |
| | C_{gse} (fF/ μm) | 0.233 | 0.233 | 0.233 | 0.312 | 0.312 | 0.312 |
| | C_{gde} (fF/ μm) | 0.164 | 0.164 | 0.164 | 0.27 | 0.27 | 0.27 |
| | C_{dse} (fF/ μm) | 3.2×10^{-3} | 3.2×10^{-3} | 3.2×10^{-3} | 6.2×10^{-3} | 6.2×10^{-3} | 6.2×10^{-3} |
| Intrinsic Parameters | g_{mi} (mS/ μm) | 2.1 | 2.86 | 2.92 | 1.73 | 2.16 | 2.21 |
| | $1/g_{oi}$ (k $\Omega\text{-}\mu\text{m}$) | 7.96 | 7.05 | 6.60 | 6.80 | 5.73 | 5.63 |
| | R_{gsi} ($\Omega\text{-}\mu\text{m}$) | 0.12 | 0.090 | 0.075 | 0.12 | 0.090 | 0.075 |
| | R_{gdi} ($\Omega\text{-}\mu\text{m}$) | 0.80 | 0.69 | 0.38 | 0.80 | 0.69 | 0.38 |
| | C_{gsi} (fF/ μm) | 0.352 | 0.355 | 0.356 | 0.356 | 0.361 | 0.361 |
| | C_{gdi} (fF/ μm) | 1.2×10^{-4} | 1.2×10^{-4} | 1.2×10^{-4} | 6.2×10^{-4} | 6.2×10^{-4} | 6.2×10^{-4} |
| | C_{dsi} (fF/ μm) | 1.2×10^{-4} | 1.2×10^{-4} | 1.2×10^{-4} | 1.2×10^{-4} | 1.2×10^{-4} | 1.2×10^{-4} |




Fig. 11. Delay-time analysis shows 38%/25% improvement in intrinsic transit time (τ_t) and 40%/27% improvement in external parasitic delay (τ_{ext}) at 5.5K compared to 300K for 18nm L_G (a) NMOS and (b) PMOS respectively, (c) Improved transit time can be attributed to enhanced average electron and hole velocity at cryogenic temperature in NMOS and PMOS respectively

consistent with the cryogenic measurement result. Source-drain series resistance (R_{se} , R_{de}) are found to be invariant of gate length and improves by 11%/12% for NMOS/PMOS at low temperature due to reduced sheet resistivity of source/drain extension [20], but saturates below 100K (Fig. 10b). Simultaneous improvement in $g_{m, int}$ and R_{se} , R_{de} contributes to the observed boost in f_T . $C_{gg, i}$ scales with gate length whereas $C_{gg, e}$ has no gate length dependence (Fig. 10(c,d)). Both the intrinsic and extrinsic gate capacitances ($C_{gg, i}$ and $C_{gg, e}$ respectively) remain almost invariant with temperature for NMOS and PMOS, whereas the gate-resistance (R_{ge}) decreases monotonically by 32%/24% for NMOS/PMOS (Fig. 10(e)) due to reduced resistivity of gate metal contact (NiSi) and poly-Si

at cryogenic temperature [21]. The combined effect of improvement in f_T and R_{ge} explains the improvement in f_{MAX} at low temperature. Output conductance (g_o) however increases at low temperature (Fig. 10(f)), due to slightly degraded short channel effect (SCE) likely from partial channel dopant deactivation in the channel.

However, small-signal equivalent circuit model parameters for Cryogenic-RF FDSOI were extracted with reference to M1 (metal 1) plane. Hence, it should be noted that effective values of the model parameters and also extracted f_T/f_{MAX} may vary depending on the connection of the extrinsic transistor to different metal layers present in an actual circuit. Cryogenic characterization and circuit model implementation of different

TABLE II: Performance Benchmarking of Advanced Node Cryogenic-CMOS Technology

| | 28nm Bulk-Si [IEDM'19] [20] | 14nm FinFET [VLSI'20] [25] | 28nm FDSOI [ESSDERC'17] [26] | 28nm FDSOI [JEDS'20] [10] | 22nm FDSOI [RFIC'19] [11] | 22nm FDSOI [This work] |
|---------------------------|--------------------------------------|-------------------------------------|---------------------------------------|------------------------------------|------------------------------------|------------------------------|
| L_G (nm) | 30 | 15-23 | 28 | 25 | 20 | 18 |
| V_{DD} (V) | 0.8 | 0.75 | 0.9 | 1.0 | 0.8 | 1.0 |
| n/p SS at 77K (mV/dec) | 30/36 | 25/26 | 25/25 | - | - | 26/28 |
| n/p $g_{m, Lin}$ @ 77K | +37%/+35% % | +55%/+49% | +66%/+67% | - | - | +60%/+71% |
| n/p $g_{m, Sat}$ @ 77K | +19%/20% | +24%/+16% | +27%/+35% | 33%/- | +30%/+27% | +38%/+27% |
| n/p f_T (GHz) | - | - | - | 400/- (at 4.2K) | 380/240 (at 3.3K) | 495/337 (at 5.5K) |
| n/p f_{Max} (GHz) | - | - | - | 225/- (at 4.2K) | 225/155 (at 3.3K) | 497/372 (at 5.5K) |

interconnect layer is hence required to allow accurate design of Cryogenic-RF CMOS. Also, intrinsic transconductance ($g_{m,i}$) in this work has been considered as a real number. However a phase factor associated with $g_{m,i}$ can also be included for capturing the non-quasi-static response of the small-signal equivalent circuit model [22], in order to allow operation at higher frequencies (>100GHz).

D. Delay-Time Analysis of Cryogenic-RF FDSOI

Delay-time analysis is performed to identify the contribution of different delay subcomponents on f_T improvement at 22nm FDSOI FETs at cryogenic temperature [23]. The analytical expression of f_T can be obtained from the small-signal equivalent circuit model as,

$$2\pi f_T = \frac{g_{m,i}}{C_{gg,T} + g_{m,i}R_{sde} [C_{gdi} + C_{gde} + \frac{g_o}{g_{m,i}}(C_{gg,T})]} \dots (2)$$

The total delay ($\tau_{Delay} = 1/2\pi f_T$) can hence be partitioned into four components, such as intrinsic transit time (τ_t), extrinsic charging delay (τ_{ext}), parasitic delay (τ_{par}) and delay due to short-channel effect (τ_{SCE}) :

$$\tau_{Delay} = \tau_t + \tau_{ext} + \tau_{par} + \tau_{SCE} \dots (3)$$

$$\text{where, } \tau_t = \frac{C_{gg,i}}{g_{m,i}}, \tau_{ext} = \frac{C_{gg,e}}{g_{m,i}}, \tau_{par} = R_{sd,e} \cdot C_{gd,e} \text{ and } \tau_{SCE} = \frac{R_{sd,e} \cdot (C_{gg,Ts}) \cdot g_o}{g_{m,i}}.$$

Individual delay components for 300K, 70K and 5.5K, as plotted in Fig. 11 (a, b) for NMOS and PMOS respectively, reveal that all the delay subcomponents improve at 5.5K compared to 300K. Transit time (τ_t) can be calculated as the ratio of channel length (L_{ch}) and average velocity of carriers (v_{Avg}) in the channel. Hence, the observed improvement in transit time can be attributed to enhanced average carrier velocity at cryogenic temperature for both NMOS and PMOS [24]. Fig. 11(c) summarizes the enhancement in v_{Avg} due to faster electron and hole transport in n and p-MOSFETs (L_G 18nm and 28nm) respectively. Improvement in $g_{m, int}$ enables

reduction in τ_{ext} as $C_{gg,e}$ remains invariant with temperature. τ_{par} also scales with temperature due to reduced R_{se} , R_{de} . Moreover, τ_{SCE} improves down to 70K due to improved $g_{m, int}$ but slightly degrades at lower temperature as g_o also increases. Fig. 11(c) summarizes the percentage contribution of individual delay components on f_T improvement at 5.5K compared to 300K, for 22nm Cryogenic RF FDSOI. Reduced τ_{ext} at low temperature was found to have the most dominant effect on f_T improvement (54.5% for NMOS and 59.8% for PMOS), followed by improvement of τ_t (40.2% for NMOS and 34.4% for PMOS). Improvement in τ_{par} and τ_{SCE} were also found to have non-negligible effect on overall f_T boost. Hence reducing the extrinsic device parasitic capacitance (low-k spacer), reducing source/drain series resistance and improving SCE through thinner body, scaled EOT are potential pathways to further improve the RF performance of 22nm FDSOI technology at cryogenic temperature.

IV. CONCLUSION

In this work, we demonstrate record RF FoMs such as, f_T of 495/337 GHz and f_{MAX} of 497/372 GHz for NMOS/PMOS at 5.5K, on 22nm FDSOI platform. This improvement is attributed to 39%/28% boost in intrinsic g_m as well as 11%/12% lower source-drain external series resistance (R_{se} , R_{de}) and 32%/24% lower gate resistance (R_{ge}) for NMOS/PMOS at cryogenic temperature. Output conductance increased by 17% for both NMOS and PMOS at cryogenic temperature, with no significant effect on f_T . Furthermore, Back-biasing capability of 22nm FDSOI technology can be utilized for V_{TH} tunability at cryogenic temperature. Small-signal equivalent circuit model was used to extract the temperature variation of intrinsic and extrinsic transistor parameters for 22nm FDSOI technology down to deep-cryogenic temperature (5.5K). This paves a pathway for design-space exploration of high gain-bandwidth mixed-signal circuits for cryogenic RF applications. Performance benchmarking of Cryogenic CMOS technologies, as listed in TABLE II, reveal 22nm cryogenic-RF FDSOI FETs

showcased in this work provide superior f_T , f_{MAX} for both NMOS and PMOS, and hence is an excellent option for achieving superior analog performance with high transistor density at cryogenic temperature.

REFERENCES

- [1] F. Ware et al., "Do Superconducting Processors Really Need Cryogenic Memories? The Case for Cold DRAM," *Int. Symp. Mem. Syst. (ISMS)*, 2020, pp. 449-464
- [2] R. Saligram, S. Datta and A. Raychowdhury, "CryoMem: A 4K-300K 1.3GHz eDRAM Macro with Hybrid 2T-Gain-Cell in a 28nm Logic Process for Cryogenic Applications," *2021 IEEE Custom Integrated Circuits Conference (CICC)*, 2021, pp. 1-2
- [3] E. Charbon et al., "Cryo-CMOS for quantum computing," *2016 IEEE International Electron Devices Meeting (IEDM)*, 2016, pp. 13.5.1-13.5.4
- [4] B. Patra et al., "Cryo-CMOS Circuits and Systems for Quantum Computing Applications," in *IEEE Journal of Solid-State Circuits*, vol. 53, no. 1, pp. 309-321, Jan. 2018
- [5] M. Mehrpoo et al., "Benefits and Challenges of Designing Cryogenic CMOS RF Circuits for Quantum Computers," *2019 IEEE International Symposium on Circuits and Systems (ISCAS)*, 2019, pp. 1-5
- [6] S. N. Ong et al., "A 22nm FDSOI Technology Optimized for RF/mmWave Applications," *2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2018, pp. 72-75
- [7] N. Planes et al., "28nm FDSOI technology platform for high-speed low-voltage digital applications," *2012 Symposium on VLSI Technology (VLSIT)*, 2012, pp. 133-134
- [8] L. Nyssens et al., "Self-Heating in 28 FDSOI UTBB MOSFETs at Cryogenic Temperatures," *ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)*, 2019, pp. 162-165
- [9] B. C. Paz et al., "Variability Evaluation of 28nm FD-SOI Technology at Cryogenic Temperatures down to 100mK for Quantum Computing," *2020 IEEE Symposium on VLSI Technology*, 2020, pp. 1-2
- [10] L. Nyssens et al., "28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K," in *IEEE Journal of the Electron Devices Society*, vol. 8, pp. 646-654, 2020
- [11] M. J. Gong et al., "Design Considerations for Spin Readout Amplifiers in Monolithically Integrated Semiconductor Quantum Processors," *2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2019, pp. 111-114,
- [12] W. Chakraborty et al., "Cryogenic RF CMOS on 22nm FDSOI Platform with Record $f_T=495\text{GHz}$ and $f_{MAX}=497\text{GHz}$," *2021 Symposium on VLSI Technology*, 2021, pp. 1-2.
- [13] V. Dimitrov et al., "Small-signal performance and modelling of sub-50nm nMOSFETs with f_T above 460-GHz," *Solid-State Electronics*, June 2008, pp 899-908
- [14] M. C. A. M. Geelen and M. P. J. G. Versleijen, "An improved de-embedding technique for on-wafer high-frequency characterization," *Proceedings of the 1991 Bipolar Circuits and Technology Meeting*, 1991, pp. 188-191
- [15] A. Bracale et al., "A new approach for SOI devices small-signal parameters extraction," *Analog Integr. Circuits Signal Process.*, vol. 25, pp. 157-169, Nov. 2000
- [16] A. Beckers, F. Jazaeri and C. Enz, "Cryogenic MOSFET Threshold Voltage Model," *ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)*, 2019, pp. 94-97
- [17] W. Chakraborty, K. Ni, S. Dutta, B. Grisafe, J. Smith and S. Datta, "Cryogenic Response of HKMG MOSFETs for Quantum Computing Systems," *2019 Device Research Conference (DRC)*, 2019, pp. 115-116
- [18] S. N. Ong et al., "22nm FD-SOI Technology with Back-biasing Capability Offers Excellent Performance for Enabling Efficient, Ultra-low Power Analog and RF/Millimeter-Wave Designs," *2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, 2019, pp. 323-326
- [19] R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros and M. Metz, "High-k/metal-gate stack and its MOSFET characteristics," in *IEEE Electron Device Letters*, vol. 25, no. 6, pp. 408-410, June 2004
- [20] W. Chakraborty, K. Ni, J. Smith, A. Raychowdhury and S. Datta, "An Empirically Validated Virtual Source FET Model for Deeply Scaled Cool CMOS," *2019 IEEE International Electron Devices Meeting (IEDM)*, 2019, pp. 39.4.1-39.4.4
- [21] M. A. Wall, D. Cahill, I. Petrov, D. Gall, and J. Greene, "Nucleation kinetics during homoepitaxial growth of TiN by reactive magnetron sputtering," *Phys. Rev. B, Condens. Matter*, vol. 70, Jul. 2004
- [22] Raskin, JP, Gilon, R, Dambrine, G. et al. "Accurate Characterization of Silicon-On-Insulator MOSFETs for the Design of Low-Voltage, Low-Power RF Integrated Circuits". *Analog Integrated Circuits and Signal Processing* 25, 133-155, (2000).
- [23] H. -B. Jo et al., "Lg = 19 nm In0.8Ga0.2As composite-channel HEMTs with $f_T = 738\text{ GHz}$ and $f_{max} = 492\text{ GHz}$," *2020 IEEE International Electron Devices Meeting (IEDM)*, 2020, pp. 8.4.1-8.4.4
- [24] H. Elgabra, B. Buonacorsi, C. Chen, J. Watt, J. Baugh and L. Wei, "Virtual Source based I-V Model for Cryogenic CMOS Devices," *2019 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)*, 2019, pp. 1-2, doi: 10.1109/VLSI-TSA.2019.8804661.
- [25] H. L. Chiang et al., "Cold CMOS as a Power-Performance-Reliability Booster for Advanced FinFETs," *2020 IEEE Symposium on VLSI Technology*, 2020, pp. 1-2
- [26] A. Beckers, F. Jazaeri, A. Ruffino, C. Bruschini, A. Baschiroto and C. Enz, "Cryogenic characterization of 28 nm bulk CMOS technology for quantum computing," *2017 47th European Solid-State Device Research Conference (ESSDERC)*, 2017, pp. 62-65